

Axially-doped $n^+p^-n^+$ Silicon Nanowire Field Effect Transistors

Tsung-ta Ho¹, Yanfeng Wang¹, Sarah Dilts², Bangzhi Liu², Kok-Keong Lew², Suzanne Mohnney²,
Joan Redwing², and Theresa Mayer¹

¹Department of Electrical Engineering, ²Department of Materials Science and Engineering
The Pennsylvania State University, University Park
121 Electrical Engineering East, University Park, PA 16802, USA
Phone: (814)-865-6659, Fax: (814)-865-7065, email: tuh119@psu.edu

Advances in nanomaterial synthesis and self-assembly create a potential route for fabrication of next generation electronic and optical devices with superior performance and functionality.^{1,2} Silicon nanowires (SiNWs) are of particular interest as a model system for studying new device phenomena as well as for applications in electronic and sensing circuits.^{3,4,5} However, the relatively immature SiNW synthesis and device integration processes coupled with the limited availability of statistical device data have complicated the interpretation and comparison of the electrical transport properties of SiNWs across different device platforms (e.g., NW vs. planar) and length scales. We present here the results of n -channel enhancement-mode MOSFETs fabricated using thermally-oxidized $n^+p^-n^+$ SiNWs where electron transport occurs in an inverted p^- -channel. These devices show a substantial improvement in electrical properties and reproducibility as compared to those fabricated using uniformly-doped SiNWs, which will facilitate future studies to elucidate the role of scaling on SiNW FET integration and performance.

The SiNWs used in these studies were synthesized by vapor-liquid-solid (VLS) growth from Au catalyst particles using 10% SiH₄ in H₂ as the silicon gas source and phosphine (PH₃) as the n -type dopant. Axially-doped $n^+p^-n^+$ SiNWs were grown by changing sequentially the dopant-to-SiH₄ gas flow ratio during SiNW growth (n^+ ([P:Si]= 2×10^3 , $\sigma_{4-pt} \sim 3 \times 10^3 \Omega\text{-cm}$, $L \sim 7 \mu\text{m}$)- p^- (nominally-undoped, $\sigma_{4-pt} \sim 5 \times 10^4 \Omega\text{-cm}$, $L \sim 1 \mu\text{m}$)- n^+ ([P:Si] = 2×10^3 , $\sigma_{4-pt} \sim 3 \times 10^3 \Omega\text{-cm}$, $L \sim 6 \mu\text{m}$)). Following growth, the Au catalyst particles were removed from the tips of the as-grown SiNWs, and the NWs were cleaned using a modified RCA process prior to dry oxidation at 700°C for 4 hours. Transmission electron microscopy studies showed that the interface between the SiNW core and the ~ 8 nm thick SiO₂ shell was smooth and uniform without visible tapering along the entire length of the SiNW. A slight change in diameter and surface morphology was observed during the transition between the n^+ - and nominally-undoped SiNW segments; the n^+ -segments exhibited slightly larger surface roughness that has been observed previously on uniformly n^+ -doped SiNWs. These SiNWs were integrated onto a top- and back-gated test structure by electrofluidically aligning individual wires between pairs of large area electrodes. Source and drain (S/D) contacts were defined by first removing the SiO₂ shell at the n^+ -SiNW ends and then lifting off Ti(100nm)/Au(100nm) metal. Non-self-aligned 3- μm long top gates comprised of Ti(80nm)/ Au(40nm) were then deposited on the SiO₂ gate dielectric over the p^- -channel and overlapping part of the n^+ -S/D. The n^+ -Si substrate coated with 100 nm of LPCVD Si₃N₄ was used as a back gate in these structures.

In contrast to uniformly-doped SiNW FETs that operate by depletion of the p^- or n^- type NW and have low on-state current $I_{on} \sim 10 \text{ nA}$ @ $V_{DS} = 1 \text{ V}$, the axially-doped SiNW $n^+p^-n^+$ FETs (1 μm p^- -channel) operate as enhancement mode FETs with a two order of magnitude larger $I_{on} \sim 3 \mu\text{A}$ @ $V_{DS} = 1 \text{ V}$. Additionally, these SiNW FETs have an on/off ratio $I_{on}/I_{off} \sim 10^7$, threshold voltage $V_{th} \sim 1 \text{ V}$, subthreshold slope $S \sim 0.3 \text{ V/decade}$, and transconductance $g_m \sim 1.3 \mu\text{S}$ with negligible hysteresis in the subthreshold characteristics. Measurements using a control sample that probes separately the n^+ - and p^- -SiNW regions exhibited n^- and p^- -channel depletion mode characteristics, respectively, which confirmed that radial deposition of n^- -type Si onto the p^- -channel region was prevented during growth of the second n^+ -SiNW segment. A second control sample was used to show that the n^+ -segments decrease the S/D resistance and facilitate the electron transport through an inversion layer. Finally, measurements of more than ten 1- μm long channel SiNW FETs with diameters ranging from 66nm to 83nm showed good uniformity in I_{on} ($V_{GS} - V_{th} = 1.5 \text{ V}$ and $V_{DS} = 1 \text{ V}$) after normalizing device properties for variations in SiNW diameter and gate dielectric thickness. These improved properties and reproducibility promotes the possibility of extracting accurate values of carrier mobility by studying SiNW FETs with varying channel length.

¹ X. Duan, C. Niu, V. Sahi, J. Chen, J. Parce, S. Emedocles and J. L. Goldman, *Nature* **425**, 274 (2003)

² Z. Zhong, D. Wang, Y. Cui, M. Bockrath and C. M. Lieber, *Science* **302**, 1377 (2003)

³ J. Wang, P. Solomon and M. Lundstrom, *IEEE Trans. on Elec. Dev* **51**, 1366 (2004).

⁴ G. Zheng, F. Patolsky, Y. Cui, W. Wang and C. M. Lieber, *Nature Biotech* **23**, 1294 (2005)

⁵ Y. Cui, Z. Zhong, D. Wang, W. Wang, and C. M. Lieber, *Nano. Lett.* **3**, 150 (2003)